Abstract-FASPAX (Fermi-Argonne Semiconducting Pixel Array X-ray detector) is being developed as a fast integrating area detector with wide dynamic range for time resolved applications at the upgraded Advanced Photon Source (APS.) A burst mode detector with intended 13 M Hz image rate, FASPAX will also incorporate a novel integration circuit to achieve wide dynamic range, from single photon sensitivity to 10 5 x-rays/pixel/pulse. To achieve these ambitious goals, a novel silicon sensor design is required. This paper will detail early design of the FASPAX sensor. Results from TCAD optimization studies, and characterization of prototype sensors will be presented.
I. Introduction
S EMICONDUCTOR X-ray detectors with a directconversion scheme, where the X-ray photons are converted to electrical signals within the semiconductor, were first used for synchrotron radiation in the early 1980s [1] [2] [3] . Such detectors were proceeded by much more delicate photon counting detectors since late 1990s [4, 5] . However, photon counting detectors suffer from pulsepileup effects due to the necessity of the pulse shaping operation, limiting their count rate to the M cps/pixel scale at most, in 2D pixellated detectors [6] . These count rate limitations constrain many techniques common synchrotron techniques, such as coherent diffractive imaging, X-ray phase contrast imaging, X-ray photon correlation spectroscopy, and scanning probe imaging, etc. [7] A. APS Upgrade
The APS (Advanced Photon Source) is preparing for a major facility upgrade that will include installation of a new diffraction limited storage ring. Tab. I summarizes key parameters of the APS upgrade.
In short, the APS upgrade will provide a brighter beams with 2 times higher repetition rate and smaller horizontal emittance. As many photon counting X-ray detectors require beamline attenuation to avoid pulse pileup even before the upgrade, new x-ray area detectors capable of handling the increased count rates of the upgraded beamlines are mandatory. To access the full temporal resolution of the new storage ring, the new detector must achieve a frame rates of 13 M Hz, consistent with the increased bunch rate. To overcome the limtations of traditional photon counting detectors, we have opted to use a high speed integrating readout circuit for the FASPAX project.
B. FASPAX Detector
In order to fully use the incrased brightness of the upgraded beamlines, we have taken the integration approach rather than counting impinging photons one by one in FASPAX. Such method was already implemented in active matrix flat panel imagers (AMFPIs) which are widespread in medical X-ray imaging [8] but lacking fast readout method due to limitation of large area electronics performance (field effect mobility of an amorphous silicon thin-film transistor can be 1.45 cm 2 /V · s at most [9] ) and active matrix readout scheme (reading out line by line.) However, if we read out each pixel simultaneously with a fast readout circuit, it is possible to overcome pulse pileup [10] .
On the other hand, such high influx of photons cause a detrimental effect called plasma (delay) effect which is caused by high photo-generated carrier density. Such high density carriers form a "shield" from the sensors bias, thus extracting the photo-generated carriers slower than expected [11] [12] [13] . This effect can be averted by simply applying higher bias (i.e. over 500 V on 280-µm-thick silicon diode) on the sensor [14, 15] .
However, applying such high bias leaves the photoconverter in peril due to trap assisted breakdown at the detector silicon wafer termination as well as trap states generated by prolonged X-ray exposure. Thus, proper guard ring implementation on silicon diode X-ray detectors is mandatory. These guard ring structures have been commonly implemented in power electronics since the 1960s [16] for power switching devices and have been implemented in silicon high energy particle detectors and silicon carbide high voltage diode detectors [17] [18] [19] .
C. FASPAX Sensor
We are prototyping N-in-P silicon diode detectors (See Figure 2 ) for use with a high-speed integrating readout. The N-in-P detectors are basically a silicon diode with pixellated n-type contacts in a highly resistive p-type substrate while the back of the wafer has a large p-type implant to provide an ohmic contact to the detector as depicted in Fig. 1 .
P--Substrate
N-type Implants N-in-P detectors are advantageous over conventional n-type substrate detectors (i.e. P-in-N devices) since ntype implant on almost intrinsic p-type substrate enables collecting electrons which have a bulk mobility (1400 cm 2 /V · s) twice that of holes (450 cm 2 /V · s) at room temperature (300 o K.) Moreover, p-type substrate is known for superior radiation hardness over any n-type substrate devices and the fabrication does not require two side lithography which is mandatory for N-in-N device fabrication [20] [21] [22] .
Current prototypes, fabricated from Novati Technologies™, showed an unexpectedly low break-down bias of -100 to -120 V which we have investigated with Silvaco™ ATLAS TCAD (Device 3D) [23] to resolve the design problem. This paper also reports the TCAD investigation of a revised guard ring design which has been included in the next Novati mask tape-out which was submitted in the end of September 2015.
II. Guard Ring Breakdown

A. Sample Preparation and Measurement
FASPAX N-in-P prototypes were fabricated on high resistivity float zone silicon wafers ( tested) and the entire 32 by 32 pixel matrix is enclosed by a 100-µm-wide current collection ring (CCR) separated by 15 µm and a 5 µm p-stop implant between pixels and the CCR. We picked 15 guard ring prototypes for guard ring breakdown test which have gradually increasing guard ring width and space between guard rings. The guard ring width starts from 15 µm (innermost guard ring) and increase by 1.5 µm by the guard ring number, i.e. 13.5 + 1.5 × N where N is an integer between 1 and 15. The p-stops between guard rings were implemented with a constant width of 10 µm which was located exactly at the middle of the spacings between guard rings. The detector design was heavily influenced from AGIPD for European XFEL [24] .
Each guard ring electrode was 25-µm-wide with alimunum overhangs on the 0.5-µm-thick passvation oxide layer. The overhang towards the pixel side grows with 1.0 + 1.0 × N relation while the other side stays at 5 µm. Of course, the space between overhanging electrodes was also filled by 0.5-µm-thick oxide.
The breakdown test was performed with a Keithley 237 High Voltage Source-Measure Unit, connected to a PC via GPIB interface to record the current response with a customized readout software, based on National Instruments™ LabView™. The entire measurement set up and data readout software were provided by the Silicon Detector (SiDet) Facility at Fermi National Accelerator Laboratory (FNAL.)
As depicted in Fig. 3 , the N-in-P detector was biased with negative bias at the bulk electrode (V bulk ) while its pixel and CCR were both connected to ground bias to mimic detector operation when it is integrated with the ASIC reaout circuitry. The bulk electrode bias sweep was programmed from 0 V to -1100 V with -10 V of increment to induce breakdown. The guard ring breakdown (GRBD) was found much earlier (-100 to -120 V ) than expected as seen in Fig.  4 when the pixel and the CCR electrodes were both grounded. Leaving the pixel electrode floating resulted similarly resulted in low breakdown bias of -100 V while floating CCR with grounded pixel pushes the breakdown down to around -240 V which is still insufficient to avoid the plasma delay effect.
B. Measurement -Early Breakdown
Since we can manipulate GRBD characteristics by floating the CCR, it is easy to assume that the first guard ring p-contact plays the most critical role in GRBD. Thus, we implemented a numerical analysis approach with TCAD tools to support the assumption and to provide insight on guard ring design for the next batch of prototypes. Following sections depict TCAD simulation results on the current design and the next generation prototypes.
III. TCAD Simulation Results
A. Preparing TCAD Model
The TCAD simulation was preformed with Silvaco™ Atlas 5.20. and transition value of 10.0, provided by Silvaco™ Devedit3D 2.8.21.R [25] . The simulation models were shrunk down to 1 µm of thickness (Z-axis) to reduce simulation time which usually takes 48 to 60 hours to finish. Note that Atlas 2D simulation modules assume the device thickness (Z-axis) of 1 µm, thus such shrunken device model does not compromise simulation accuracy [26] .
Silicon-silicon dioxide (passivation oxide) interface trap density was assigned a rather typical value of 8.8 × 10
11 cm
while neglecting the trap states at the wafer termination surface. We enabled the concentration dependent Schottkly-Read Hall model (Scharfetter relation [27] , CONSRH) the parallel electric field dependence model (FLDMOB,) the auger recombination model (AUGER,) the band gap narrowing model (BGN,) Lombardi's mobility model (CVT,) the Kane band-to-band model (BTBT,) and Fermi-Dirac statistics (FERMI) with default parameters [26] .
Meanwhile, the vertical portion of the impurity concentration was curve-fitted to secondary ion mass spectrometry (SIMS) analysis was performed by Novati Technologies Inc. via SiDet at FNAL. The fitting (Fig. 5 (a) and (c) source numerical library module. The residual function for the vertical p-stop implant profile fit was a Gaussian, depicted by Equation 1 while the bulk contact implant was curve fitted with an exponential residual from Eq. 2 [25] . The lateral axis profile fitting was performed on Silvaco™ Athena 2D process simulation results, provided by SiDet at FNAL, with Gaussian residual as depicted in Fig. 5 (b) . Note that the fitting parameters in the residual functions, Eq. 1 and 2, are denoted as K. Likewise, the doping profiles for n-type (phosphorus) implants have been curve fitted over SIMS data and Athena simulator results as depicted in Fig. 6 . Tab. II summarizes the least square minimization results.
To implement high-purity bulk silicon substrate, minority carrier lifetime parameters (TAUN0 and TAUP0) were adjusted for both electron and holes as 1 ms [28, 29] . Also, reference doner and acceptor concentrations for the Scharfetter relation (NSRHN and NSRHP) were also adjusted to 10 16 cm −3
. However, the substrate base impurity concentration was left at zero, a completely intrinsic semiconductor, to avoid an Atlas numerical solver convergence issue. Lastly, Selberherr's impact ionization model (SELB) with default parameters was implemented for avalanche breakdown simulation.
The Atlas numerical solver was configured to adopt the Newton-Richardson method (AUTONR) to accelerate processing and increased trapping algorithm steps to 200 while the Newton method iteration limit was increased to 50 from the default parameter of 15 to avoid convergence problems. Also, the carrier concentration convergence parameter (CLIMIT) was fixed to 10 −4 since breakdown is expected within specified the bias condition [26] . Although the N-in-P detectors are known to be collect electrons, we enabled hole solvers to improve accuracy at breakdown.
It is intrinsically impossible to expect any solution from Atlas when a floating electrode is making contact with any semiconductor region. Thus, we implemented 20 × 10 20 Ω lumped element resistances to guard ring electrodes which ensures the leakage current through such guard rings as low as 10 −18 A range at most, during bulk bias voltage sweep in simulation.
B. Spotting the Breakdown
The simulation results were obtained with TonyPlot 3.8.52.R. As the breakdown sweep in Fig. 7 (a) indicates, the guard ring breakdown can be observed at V bulk = -600 V which is marginally higher than the experimental data in Fig. 4 . This discrepancy may have stemmed from the lack of substrate impurity and under estimated oxide interface trap density. Also, the lateral profile of p-stop impurity was not exactly curve fitted onto experimental data but was rather based on process simulation. The "Function 1" in Fig. 7 (a) is absolute data set of leakage current through the bulk electrode, i.e. |I bulk |.
On the other hand, the breakdown was taking place at the first p-stop implant junction, which is effectively reverse biased N-i-P diode, as depicted in Fig. 7 (b) . The lateral current density in the Fig. 7 (b) was extracted from a cut-line which is 1 nm beneath the silicon dioxide passivation when the V bulk bias was reached at -900 V .
It can be noted that the reverse bias between CCR n-type contact implant and the first guard ring p-stop implant was 60 V as depicted in the surface potential distribution in Fig. 8 (a) which was also taken from 1 nm below the silicon dioxide passivation. In addition, the potential drop decreases as the distance between the CCR and first guard ring increases. On the bright side, the 15 guard ring design was capable of deceasing the top surface potential at the wafer termination to match the V bulk bias of -600 V .
Indeed, the intensity of electric field (as seen in Fig.  8 (b) , also taken from 1 nm beneath the silicon dioxide passivation) decreases as the distance from CCR increases. Also, the p-stop implant between the pixel and the CCR is only one third of CCR-to-1st guard ring vicinity. The electric field intensity at the breakdown junction is 0.29 M V /cm.
IV. Revised Design
A. P-Stop Implant
Obviously, the CCR to p-stop guard ring vicinity has a N-i-P diode breaking down at 60 V of local reverse bias. As depicted in Fig. 9 (a) , the distances between the ntype implant and the p-type implants are 4 µm. Such breakdown thresholds can be improved by either reducing the implant concentration or expanding the intrinsic layer thickness to reduce the electric field at a given reverse bias. Since controlling the doping concentration of p-stop implants or n-type metal contact implants is limited by the N-in-P detector design and the fabrication procedure (the guard ring p-stops are implanted with pixel p-stops,) we can only play with the distance between the implants. Thus, we decided to shorten the guard ring p-stop width to 6 µm to improve reverse bias strength of N-i-P (ntype, intrinsic, p-type) surface as depicted in Fig. 9 (b) by adding up 0.5 µm of extra intrinsic silicon between impurities. Reducing the p-stop width also allowed less space consumption by guard rings. The spacing between guard rings was adjusted to 10.5 + 1.5 × N (where, N is an integer between 1 and 15,) eventually saving 20 µm of space from each side. The guard ring electrode width (electrodes sitting on n-type implants) has not been changed from 25 µm but the metal width can also be shrunken since the metal electrodes only provide contact pads for external voltage sources and probes. The entire device dimension was also preserved as 1260 µm.
B. TCAD Simulation Results -Revised Design
The revised design shows significant improvement over the previous design by more than doubling the breakdown bulk bias (V bulk ) of -1350 V as depicted in Fig. 10 (a) . Of course, the breakdown at the CCR-to-guard ring region cannot be avoided due to the CCR electrode n-type implant (See Fig. 10 (b) .) Of course, the 10 µm p-stop design was also shown to breakdown at much higher bias than measurement results. Thus, we can expect the breakdown would be pushed down to around V bulk = -400 V .
In fact, we have already tested similar structure with 5 µm spacing from n-type contact as depicted in Fig. 4 , the "CCR Float" case. The distance between the outermost pixel electrode contact and the CCR contact is 15 µm and the 5-µm-wide p-stop implant was placed at the middle of the Pixel and CCR spacing. In this case, we expect the CCR to be the innermost guard ring and the 5-µm-wide p-stop becomes the first guard ring implant. Thus, if the guard ring breakdown is solely dependent on the distance of the first guard ring p-type implant, V bulk = -240 V will be the worst case scenario.
The surface breakdown at N-i-P (CCR implant to the first guard ring) was spotted when the potential drop at the N-i-P junction was around -75 V which is higher than the 10 µm case as shown in Fig. 11 (a) . The 0.5 µm of extra space between the n-type and p-type implants obviously improves the breakdown strength. However, the shrunken guard ring spacing limits the total potential drop up to around V bulk = -775 V range while the guard ring breakdown was observed under V bulk = -1350 V . In other words, the depletion region reaches out to the wafer termination, rendering the guard ring breakdown out of scope from maximum operation bias of V bulk = -775 V . In other words, the simulation results are not trustworthy above the maximum operation bias, since the simulation model is missing the trap states at the wafer termination.
Indeed, the intensity of lateral electric field at the guard ring breakdown is higher than 10 µm case due to higher negative V bulk bias than the original design, as depicted in Fig. 11 (b) . It can also be noted that the actual electric field maximum is found at the 6th p-stop guard ring implant rather than the first guard ring implant, which is responsible for guard ring breakdown, yet the electric field strength diminishes after the 6th guard ring. The electric field intensity of the first guard ring at breakdown is around 0.34 M V /cm which is, indeed, higher than the 10 µm p-stop design. However, such high electric field at the 4th and 6th guard rings, which has the same distance from adjacent n-type implants due to the constant outwards overhang length, indicates that the distance from the previous contact needs to be adjusted accordingly on each guard ring.
V. Conclusion
In this work, we investigated guard ring design parameters for N-in-P silicon sensors to eliminate plasma effects from the FASPAX high speed pixellated integrating detector for high intensity synchrotron X-ray light source. The TCAD simulation indicates that the first guard ring p-type implant must be at least 4.5 µm away from n-type implant, with the given doping concentration profile, to avoid such unpredicted guard ring breakdown within the operational bias. In addition, we predict the maximum The revised design has been taped out and sent to the Novati Technologies Inc. for a second batch of fabrication and is expected to be receiveed in early 2016. These second sensors will be chracterized both electrically and with pulsed IR laser irradiation to determine the detector operational bias to prevent the plasma delay effect.
